



General Description

These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

Features

V_{DS}	30V
I_D (at $V_{GS}=10V$)	40A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	4.7m Ω (Typ)
$R_{DS(ON)}$ (at $V_{GS}=4.5V$)	5.8m Ω (Typ))

ESD protected up to 2KV



Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	TC=25 $^\circ\text{C}$	I_D	40 A
	TC=100 $^\circ\text{C}$	I_D	27 A
Drain Current – Pulsed	I_{DM}	160	A
Maximum Power Dissipation	P_D	45	W
Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Typ	Max	Unit
Thermal Resistance junction-case	$R_{\theta Jc}$		2.8	$^\circ\text{C}/\text{W}$
Thermal Resistance junction-to-Ambient	$R_{\theta JA}$		62	$^\circ\text{C}/\text{W}$

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	30			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V			1	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V, V _{DS} =0V			±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1.0	1.5	2.5	V
R _{DS(on)}	Drain-Source On-State Resistance	V _{GS} =10V, I _D =20A		4.8	6.0	mΩ
		V _{GS} =4.5V, I _D =10A		5.7	8.0	mΩ
DYNAMIC PARAMETERS						
C _{iSS}	Input Capacitance	V _{DS} =25V, V _{GS} =0V, F=1.0MHz		1210		pF
C _{oss}	Output Capacitance			190		pF
C _{rSS}	Reverse Transfer Capacitance			100		pF
SWITCHING PARAMETERS						
t _{d(on)}	Turn-on Delay Time	V _{GS} =10V V _{DS} =15V R _L =0.75Ω R _{GEN} =3Ω		7.3		nS
t _r	Turn-on Rise Time			14.5		nS
t _{d(off)}	Turn-Off Delay Time			35.8		nS
t _f	Turn-Off Fall Time			9.6		nS
Q _g	Total Gate Charge	V _{DS} =15V, I _D =4.5A, V _{GS} =4.5V		11		nC
Q _{gs}	Gate-Source Charge			1.85		nC
Q _{gd}	Gate-Drain Charge			6.8		nC
V _{SD}	Diode Forward Voltage	V _{GS} =0V, I _{SD} =1A		0.72	1.3	V
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, F=1MHz		2.5		Ω

Note:

1. Repetitive Rating : Pulsed width limited by maximum junction temperature.
2. The data tested by pulsed , pulse width ≦ 300us , duty cycle ≦ 2%.
3. Essentially independent of operating temperature.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig.1 Continuous Drain Current vs. T_C




Fig.2 Normalized R_{DS(on)} vs. T_J




Fig.3 Normalized V_{th} vs. T_J




Fig.4 Gate Charge Waveform




Fig.5 Normalized Transient Impedance




Fig.6 Maximum Safe Operation Area

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig.7 Switching Time Waveform








Fig.8 EAS Waveform



Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms



PDFN3x3 PACKAGE INFORMATION



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MAX	MIN	MAX	MIN
A	0.800	0.700	0.031	0.028
b	0.350	0.250	0.013	0.010
c	0.250	0.100	0.009	0.004
D	3.450	3.250	0.135	0.128
D1	3.200	3.000	0.125	0.119
D2	1.980	1.780	0.077	0.070
D3	0.130(REF)		0.005(REF)	
E	3.400	3.200	0.133	0.126
E1	3.200	3.000	0.125	0.119
E2	2.590	2.390	0.102	0.094
e	0.650(BSC)		0.026(BSC)	
H	0.500	0.300	0.019	0.011
L	0.500	0.300	0.019	0.011
L1	0.130(REF)		0.005(REF)	
θ	12°	0°	12°	0°
M	0.150(REF)		0.006(REF)	